欢迎来到淘文阁 - 分享文档赚钱的网站! | 帮助中心 好文档才是您的得力助手!
淘文阁 - 分享文档赚钱的网站
全部分类
  • 研究报告>
  • 管理文献>
  • 标准材料>
  • 技术资料>
  • 教育专区>
  • 应用文书>
  • 生活休闲>
  • 考试试题>
  • pptx模板>
  • 工商注册>
  • 期刊短文>
  • 图片设计>
  • ImageVerifierCode 换一换

    最新SoC设计方法与实现第十四章 IO环设计2(共20张PPT课件).pptx

    • 资源ID:24514098       资源大小:6.61MB        全文页数:20页
    • 资源格式: PPTX        下载积分:20金币
    快捷下载 游客一键下载
    会员登录下载
    微信登录下载
    三方登录下载: 微信开放平台登录   QQ登录  
    二维码
    微信扫一扫登录
    下载资源需要20金币
    邮箱/手机:
    温馨提示:
    快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。
    如填写123,账号就是123,密码也是123。
    支付方式: 支付宝    微信支付   
    验证码:   换一换

     
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    最新SoC设计方法与实现第十四章 IO环设计2(共20张PPT课件).pptx

    SoC设计方法与实现设计方法与实现郭炜郭炜 郭筝郭筝 谢憬谢憬第十四章第十四章I/O设计设计(shj)及封装及封装(二)(二)第一页,共二十页。 OutlinesBasic structure of I/O cellsNoise Cancellation ESD Protection SchemeI/O ring designPackage Selection第二页,共二十页。Package FunctionsSignal distributionPower distributionHeat dissipationCircuit support and protection from environmentA space transformer between the fine pitch grid of IC and the PCB (Printed Circuit Board) pitch grid第三页,共二十页。SingulationMoldingSolder Ball AttachPackaging Process SawingWire BondingDieDie AttachWaferWireSubstratePackingFinal TestSolder BallMolding Compound第四页,共二十页。Typical IC PackageBall Grid Array (BGA)Small Outline PackageDual-In-Line PackagePlastic Pin Grid ArrayPlastic Quad Flat PackageChip Scale Package (CSP)System In Package (SIP)Plastic Leaded Chip CarrierThin Outline Package第五页,共二十页。Industry Packing Trends第六页,共二十页。Ball Grid Array (BGA) BGA is a die-up design, plastic over-molded BGA using 2-4 layer BT substrate 第七页,共二十页。More Advantage of BGAImproved electrical performance due to shorter distance between the chip and the solder ballsImproved thermal performance by use of thermal vias, or heat dissipation through power and ground plane incorporated in the substrateReduced handling-related lead damages due to use of solder balls instead of metal leadsWhen reflow attached to boards, the solder balls self align leading to higher manufacturing yields第八页,共二十页。Flip Chip PackagesPros Good electrical performance(reduced inductance) Good thermal performance w/heat sink Large number of die pads per die areaSmall die size and low package heightCons High cost solution Board level reliability concernsDirect solder bumping onto the die, placing the interconnection bump directly onto the substrate, eliminating the need for wire bonding. SUBSTRATE(Organic or Ceramic)CHIPSolder bumpSolder ball第九页,共二十页。Solder BallPolymer 1Redistribution MetalChipPolymer 1Solder BallPassivationUBMChipSi WaferSolderUBMPassivationWafer Scale CSP第十页,共二十页。Multi Chip Package (MCP)It also called SiP (System in Package)High performance nLow noisenLow power consumptionnOptimizing board space Commonly used in handheld applicationProblem: reduced assembly yield, high testing cast第十一页,共二十页。Package DriversElectricalThermalMechanicalCostPackage Body SizeI/O CountDie SizeReliabilityPackage Selection Process第十二页,共二十页。Thermal EffectPower consumption generates heat and raises temperatureCircuit performance degrades due to slower MOSFET switching speed in high temperatureMore susceptible to reliability problems in higher temperaturenOxide breakdownnHot-electron effectnHigher leakage current第十三页,共二十页。Thermal Performance and ImprovementlAdding thermal pads to improve thermal performancelA typical Power BGA (PBGA) Structure:Thermal simulationThermal BallsPBGA has thermal path through thermal via and ball第十四页,共二十页。Packaging General GuidelinesPackages affect both power supply delivery and signal integrityWirebond packagesnAlways use package with a ground planenNever use for high power designs (too much IR drop, noise)nNever use above 4GbpsFlip Chip packagesnAlways use for 4+GbpsnAlways use for high power systemsnCan be the best power, best performancenMore knowledge needed to buildnCan be built poorly 第十五页,共二十页。3C Package Evolution第十六页,共二十页。Package Technology TrendsReduction in Area, Volume and Weight Increased I/O Count Improved Thermal / Electrical Performance Improved Reliability Potential for Multi-Chip Package, System In Package Reduced Capital Cost for Assembly and Test Green Products (Pb-Free, Halogen-Free)第十七页,共二十页。ConclusionslThere is no one package for all applicationslFlip Chip provides the best electrical performancelPBGA provides the best thermal performancelLeaded packages provide the best board level reliability performancelThe right package is the one that can meet all the requirements and constraints of the application for the least cost第十八页,共二十页。SoC设计方法与实现设计方法与实现郭炜郭炜 郭筝郭筝 谢憬谢憬Thank you第十九页,共二十页。内容(nirng)总结第十四章。Dual-In-Line Package。Flip Chip packages。Package Technology Trends。Increased I/O Count。Green Products (Pb-Free, Halogen-Free)。Thank you第二十页,共二十页。

    注意事项

    本文(最新SoC设计方法与实现第十四章 IO环设计2(共20张PPT课件).pptx)为本站会员(豆****)主动上传,淘文阁 - 分享文档赚钱的网站仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知淘文阁 - 分享文档赚钱的网站(点击联系客服),我们立即给予删除!

    温馨提示:如果因为网速或其他原因下载失败请重新下载,重复下载不扣分。




    关于淘文阁 - 版权申诉 - 用户使用规则 - 积分规则 - 联系我们

    本站为文档C TO C交易模式,本站只提供存储空间、用户上传的文档直接被用户下载,本站只是中间服务平台,本站所有文档下载所得的收益归上传人(含作者)所有。本站仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。若文档所含内容侵犯了您的版权或隐私,请立即通知淘文阁网,我们立即给予删除!客服QQ:136780468 微信:18945177775 电话:18904686070

    工信部备案号:黑ICP备15003705号 © 2020-2023 www.taowenge.com 淘文阁 

    收起
    展开