Intel845芯片组介绍.ppt





《Intel845芯片组介绍.ppt》由会员分享,可在线阅读,更多相关《Intel845芯片组介绍.ppt(32页珍藏版)》请在淘文阁 - 分享文档赚钱的网站上搜索。
1、1 Inter 82801CAM ICH3-M Features MCHI/O Controller HubPower ManagementClock GeneratorsSystem Management (TCO)SMBus 2.0/I2CSMBus DevicesPCI BusSuper I/ORequiredLPC I/OOther ASICSFWHGPIO LAN ControllerAC97 CodecsAC97 Rev 2.2ATA/100/66/33 6*USB 4 IDE Drives Hub Interface2-Supports PCI at 33 MHZ-Support
2、s PCI at 33 MHZ-Supports PCI Rev 2.2 Specification-Supports PCI Rev 2.2 Specification-133 Mbyte/Sec maximum throughput-133 Mbyte/Sec maximum throughput-Supports up to 6 master devices on PCI-Supports up to 6 master devices on PCI-One PCI REQ/GNT pair can be given higher-One PCI REQ/GNT pair can be g
3、iven higher arbitration priority (intended for external arbitration priority (intended for external 1394 host controller)1394 host controller)PCI BUS I/O3Integrated LAN Controller -Interface to discrete LAN connect -Interface to discrete LAN connect component component -10/100 Mbit/sec Ethernet supp
4、ort -10/100 Mbit/sec Ethernet support -1 Mbit/sec HomePNA*support -1 Mbit/sec HomePNA*support4Integrate IDE Controller(一一)-Independent timing of up to 4 drives -Independent timing of up to 4 drives -Ulrta ATA/100/66/33,BMIDE and PIO modes -Ulrta ATA/100/66/33,BMIDE and PIO modes -Read transfer up to
5、 100 MB/s,Writes to -Read transfer up to 100 MB/s,Writes to 89MB/s 89MB/s -Separate IDE connections for Primary and -Separate IDE connections for Primary and Secondary cables Secondary cables5USB(Universal Serial Bus)-2 UHCI Host Controller with a total of 4 ports -2 UHCI Host Controller with a tota
6、l of 4 ports -USB 1.1 compliant -USB 1.1 compliant -Supports wake-up from sleeping -Supports wake-up from sleeping -Supports legacy Keyboard/Mouse software -Supports legacy Keyboard/Mouse software 6AC97 Link for Audio -AC97 2.1 compliant -AC97 2.1 compliant -Independent bus master logic for 5 -Indep
7、endent bus master logic for 5 channels(PCM In/Out.Mic Input channels(PCM In/Out.Mic Input .Modem In/Out).Modem In/Out)-Separate independent PCI functions for -Separate independent PCI functions for Audio and Modem Audio and Modem -Support for up to six channels of PCM -Support for up to six channels
8、 of PCM audio output(full AC3 decode)audio output(full AC3 decode)-Supports wake-up events -Supports wake-up events7Interrupt Controller -Support up to 8 PCI interrupt pins -Support up to 8 PCI interrupt pins -Supports PCI 2.2 Message-Based Interrupts -Supports PCI 2.2 Message-Based Interrupts -Two
9、cascaded 82C59 -Two cascaded 82C59 -Integrated I/O APIC capability -Integrated I/O APIC capability -15 interrupts supported in 8259 mode -15 interrupts supported in 8259 mode 24 supported in I/O APIC mode 24 supported in I/O APIC mode -supports Serial Interrupt Protocol -supports Serial Interrupt Pr
10、otocol -Supports Front-Side Bus interrupt delivery -Supports Front-Side Bus interrupt delivery可編程中斷控制器可編程中斷控制器8Power Management Logic(一一)-ACPI 1.0 compliant -ACPI 1.0 compliant -Support for“Intel SpeedStep technology for“Intel SpeedStep technology”processor power control processor power control -ACP
11、I Power Management Timer -ACPI Power Management Timer9 -PCI PME#support -PCI PME#support -SMI#generation -SMI#generation -All registers readable/restorable for -All registers readable/restorable for proper resume from 0V suspend states proper resume from 0V suspend states -Support for APM-based lega
12、cy power -Support for APM-based legacy power management for non-ACPI implementations management for non-ACPI implementationsPower Management Logic(二二)10Enhanced DMA Controller -Two cascaded 8237 DMA controllers -Two cascaded 8237 DMA controllers -PCI DMA:Supports PC/PCI-Includes -PCI DMA:Supports PC
13、/PCI-Includes two PC/PCI REQ#/GNT#pairs two PC/PCI REQ#/GNT#pairs -Supports LPC DMA -Supports LPC DMA -Supports DMA Collection Buffer to provide -Supports DMA Collection Buffer to provide Type-F DMA performance for all DMA Type-F DMA performance for all DMA channels channels11System Management Bus -
14、Host interface allows processor to -Host interface allows processor to communicate via SMBUS communicate via SMBUS -Slave interface allows an external -Slave interface allows an external Microcontroller to access system resources Microcontroller to access system resources -Compatible with most 2-Wir
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Intel845 芯片组 介绍

限制150内