《计算机系统结构英》PPT课件.ppt
![资源得分’ title=](/images/score_1.gif)
![资源得分’ title=](/images/score_1.gif)
![资源得分’ title=](/images/score_1.gif)
![资源得分’ title=](/images/score_1.gif)
![资源得分’ title=](/images/score_05.gif)
《《计算机系统结构英》PPT课件.ppt》由会员分享,可在线阅读,更多相关《《计算机系统结构英》PPT课件.ppt(36页珍藏版)》请在淘文阁 - 分享文档赚钱的网站上搜索。
1、Chapter 2:Computer-System StructuresnComputer System OperationnI/O StructurenStorage Structure nStorage Hierarchy nHardware Protection nGeneral System ArchitectureUniprocessor Computer-System ArchitecturecontrollerControllernA device controller is a part of a computer system that makes sense of the
2、signals going to,and coming from the CPU processor.Each device controller is in charge of a particular device type.nDevice controllers use binary and digital codes.Each device controller has a local buffer and a command register.I/O is from the device to local buffer of controller.nI/O devices and t
3、he CPU can execute concurrently.Device controllers communicate with the CPU by causing an interrupt.Functions of device controllersnReceiving and understanding the commands of CPUnimplementing the data exchange between CPU and devices(format conversion)nRecording the status of device to be queried b
4、y CPU(status register)nIdentifying the address of each deviceCommon Functions of InterruptsnInterrupts transfers control to the interrupt service routine generally,through the interrupt vector,which contains the addresses of all the service routines.通常中断通过中断向量把控制传给中断服务程序nInterrupt architecture must
5、save the address of the interrupted instruction.nIncoming interrupts are disabled while another interrupt is being processed to prevent a lost interrupt.nA trap is a software-generated interrupt caused either by an error or a user request.nAn operating system is interrupt driven.Interrupt HandlingnT
6、he operating system preserves the state of the CPU by storing registers and the program counter.nDetermines which type of interrupt has occurred:npolling nvectored interrupt system nSeparate segments of code determine what action should be taken for each type of interrupt Interrupt Time Line For a S
7、ingle Process Doing Output(P21)Chapter 2:Computer-System StructuresnComputer System OperationnI/O StructurenStorage Structure nStorage Hierarchy nHardware Protection nGeneral System ArchitectureI/O Structure1.No channel(IOP):npollingCPU-OrientedCPURAMCCCCDisk DrivePrinterDeviceSystem BusI/O Structur
8、e2.channel(IOP):Memory-OrientedC1IOP1CPURAMIOP2C2C3C4Device1Device2Device3Device4Device5Device6Device7How to output the data in RAM?nConstruct a channel programnSubmit the channel program to the corresponding IOP via RAMnThe IOP executes the channel programnThe IOP notifies CPU by causing an interru
9、pt upon completion A channel program is a sequence of I/O instructions executed by the input/output channel processor(IOP).The channel program consists of one or more channel command words.Two I/O MethodsSynchronousAsynchronousSynchronous I/OnAfter I/O starts,control returns to user program only upo
10、n I/O completion.nwait instruction idles the CPU until the next interruptnwait loop(contention for memory access).nAt most one I/O request is outstanding at a time,no simultaneous I/O processing.Asynchronous I/OnAfter I/O starts,control returns to user program,without waiting for I/O completion.nSys
11、tem call request to the operating system to allow user to wait for I/O completion.nDevice-status table contains entry for each I/O device indicating its type,address,and state.nOperating system indexes into I/O device table to determine device status and to modify table entry to include interrupt.nT
12、he main advantage of asynchronous I/O is increased system efficiency.Device-Status TableI/O StructurenProgrammed input/output(PIO)is a method of transferring data between the CPU and a peripheral.In general,programmed I/O happens when software running on the CPU uses instructions that access I/O add
13、ress space to perform data transfers to or from an I/O device.nWith Direct Memory Access(DMA),the CPU would initiate the transfer,do other operations while the transfer is in progress,and receive an interrupt from the DMA controller once the operation has been done.Direct Memory Access(DMA)Structure
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- 计算机系统结构英 计算机系统 结构 PPT 课件
![提示](https://www.taowenge.com/images/bang_tan.gif)
限制150内