《运放基本仿真步骤》PPT课件.ppt





《《运放基本仿真步骤》PPT课件.ppt》由会员分享,可在线阅读,更多相关《《运放基本仿真步骤》PPT课件.ppt(49页珍藏版)》请在淘文阁 - 分享文档赚钱的网站上搜索。
1、折叠式级联运放的仿真The Typical Performance of Op-AmpThe Typical Performance of Op-Ampn nOpen-Loop Differential Gain(AOpen-Loop Differential Gain(AV V)n nCommon-mode Rejection Ratio(CMRR)Common-mode Rejection Ratio(CMRR)n nPower Signal Rejection Ratio(PSRR)Power Signal Rejection Ratio(PSRR)n nPhase Margin(PM)
2、Phase Margin(PM)n nInput Common Mode RangeInput Common Mode Range(ICMR)(ICMR)n nOutput Swing RangeOutput Swing Range(OSR)(OSR)n nInput/Output Impedance(CInput/Output Impedance(CININ/R/ROUTOUT)n nSlew RateSlew Raten nNoiseNoiseThe Schematic of Folded Cascode Op-AmpThe Schematic of Folded Cascode Op-A
3、mpIn order to decease the power Consumption,IBIAS is only 30nA.Create Schematic and Symbol in SpectreCreate Schematic and Symbol in SpectreTo create a symbol of a schematic:From Design-Create Cellview-From CellviewOpen-Loop Differential Gain Open-Loop Differential Gain n nDC Sweep VP-VN (large signa
4、l)n nAC Sweep VP-VN with fixed frequency(small signal)Two methods of simulating Open-Loop Differential Gainis available in ADE(Analog Design Environment)Test-Bench of Open-Loop Differential Gain Test-Bench of Open-Loop Differential Gain(method 1)(method 1)DC Sweep DC Sweep V VP P-V VN N (large signa
5、l)(large signal)In this method,VP=VCM_IN+x,and VN=VCM_IN-xWhere,VCM_IN is the common voltage,x is a design variables.Setup VNSetup VPADE of Open-Loop Differential Gain ADE of Open-Loop Differential Gain(method 1)(method 1)To add a model for the simulation From ADE-Setup-Model librariesTo create a DC
6、 SweepFrom ADE-Analyses-Choose-DCWaveform of Open-Loop Differential Gain Waveform of Open-Loop Differential Gain(method(method 1)1)Where,Differential Gain is 71.56dBTo obtain VCOM_OUT From Calculator-Special Functions-ValueVOUT-VCOM_OUTTo obtain DC gain From Calculator-Special Functions-derivTest-Be
7、nch of Open-Loop Differential Gain Test-Bench of Open-Loop Differential Gain(method 2)(method 2)AC Sweep AC Sweep V VP P-V VN N with fixed frequency with fixed frequencySetup VNSetup VPIn this method,VP=VCM_IN+x+VAC,and VN=VCM_INWhere,VCM_IN is the input common voltage,x is a design variables,VAC is
8、 a AC voltage for AC Sweep.ADE of Open-Loop Differential Gain ADE of Open-Loop Differential Gain(method 2)(method 2)To add a model for the simulation From ADE-Setup-Model librariesTo create a AC SweepFrom ADE-Analyses-Choose-ACFixedFreqWaveform of Open-Loop Differential Gain Waveform of Open-Loop Di
9、fferential Gain(method(method 2)2)Differential Gain is 65.56dB The results of the two methods are different,In fact,method 1 is more accurate for DC gain.Common-mode Rejection RatioCommon-mode Rejection Ratio You can get detail illustration from“CMOS Analog Circuit Design”,Phillip E.Allen,Oxford Uni
10、versity Press,Inc.Test-Bench of CMRRTest-Bench of CMRRWhere,VCOM_IN is the input common voltage,VAC is a AC voltage for AC Sweep.ADE of CMRRADE of CMRRTo add a model for the simulation From ADE-Setup-Model librariesTo create a AC SweepFrom ADE-Analyses-Choose-ACWaveform of CMRRWaveform of CMRR1/CMRR
11、CMRRTo obtain CMRR:From Calculator-1/x1/CMRR and CMRR plot directly.Waveform of CMRRWaveform of CMRRTo obtain magnitude Plot of CMRR:From Calculator-dB20Frequency response of CMRRThe CMRR is 72.14dB at low frequency range.To obtain phase Plot of CMRR:From Calculator-phasePower Signal Rejection Ratio
12、Power Signal Rejection Ratio You can get detail illustration from“CMOS Analog Circuit Design”,Phillip E.Allen,Oxford University Press,Inc.Test-Bench of PSRRTest-Bench of PSRRWhere,VAC is a AC voltage for AC Sweep,and VDC is a DC voltage ADE of PSRRADE of PSRRTo add a model for the simulation From AD
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- 运放基本仿真步骤 基本 仿真 步骤 PPT 课件

限制150内