3-电气工程及其自动化专业外文文献英文文献外文翻译plc方面24002.pdf





《3-电气工程及其自动化专业外文文献英文文献外文翻译plc方面24002.pdf》由会员分享,可在线阅读,更多相关《3-电气工程及其自动化专业外文文献英文文献外文翻译plc方面24002.pdf(10页珍藏版)》请在淘文阁 - 分享文档赚钱的网站上搜索。
1、-1、外文原文复印件 A:Fundamentals of Single-chip Microputer The single-chip microputer is the culmination of both the development of the digital puter and the integrated circuit arguably the tow most significant inventions of the 20th century 1.These tow types of architecture are found in single-chip microp
2、uter.Some employ the split program/data memory of the Harvard architecture,shown in Fig.3-5A-1,others follow the philosophy,widely adapted for general-purpose puters and microprocessors,of making no logical distinction between program and data memory as in the Princeton architecture,shown in Fig.3-5
3、A-2.In general terms a single-chip microputer is characterized by the incorporation of all the units of a puter into a single device,as shown in Fig3-5A-3.Fig.3-5A-1 A Harvard type Fig.3-5A-2.A conventional Princeton puter Reset Interrupts Power Fig3-5A-3.Principal features of a microputer Read only
4、 memory(ROM).ROM is usually for the permanent,non-volatile storage of an applications program.Many microputers and microcontrollers are intended for high-volume applications and hence the economical manufacture of the devices requires that the contents of the program memory be mitted permanently dur
5、ing the manufacture of chips.Clearly,this implies a rigorous approach to ROM code development since changes cannot be made after manufacture.This development process may involve emulation using a sophisticated development system with a hardware emulation Program memory Data memory CPU Input&Output u
6、nit memory CPU Input&Output unit E*ternal Timing ponents System clock Timer/Counter Serial I/O Prarallel I/O RAM ROM CPU-capability as well as the use of powerful software tools.Some manufacturers provide additional ROM options by including in their range devices with(or intended for use with)user p
7、rogrammable memory.The simplest of these is usually device which can operate in a microprocessor mode by using some of the input/output lines as an address and data bus for accessing e*ternal memory.This type of device can behave functionally as the single chip microputer from which it is derived al
8、beit with restricted I/O and a modified e*ternal circuit.The use of these ROMless devices is mon even in production circuits where the volume does not justify the development costs of custom on-chip ROM2;there can still be a significant saving in I/O and other chips pared to a conventional microproc
9、essor based circuit.More e*act replacement for ROM devices can be obtained in the form of variants with piggy-back EPROM(Erasable programmable ROM)sockets or devices with EPROM instead of ROM。These devices are naturally more e*pensive than equivalent ROM device,but do provide plete circuit equivalen
10、ts.EPROM based devices are also e*tremely attractive for low-volume applications where they provide the advantages of a single-chip device,in terms of on-chip I/O,etc.,with the convenience of fle*ible user programmability.Random access memory(RAM).RAM is for the storage of working variables and data
11、 used during program e*ecution.The size of this memory varies with device type but it has the same characteristic width(4,8,16 bits etc.)as the processor,Special function registers,such as stack pointer or timer register are often logically incorporated into the RAM area.It is also mon in Harard typ
12、e microputers to treat the RAM area as a collection of register;it is unnecessary to make distinction between RAM and processor register as is done in the case of a microprocessor system since RAM and registers are not usually physically separated in a microputer.Central processing unit(CPU).The CPU
13、 is much like that of any microprocessor.Many applications of microputers and microcontrollers involve the handling of binary-coded decimal(BCD)data(for numerical displays,for e*ample),hence it is mon to find that the CPU is well adapted to handling this type of data.It is also mon to find good faci
14、lities for testing,setting and resetting individual bits of memory or I/O since many controller applications involve the turning on and off of single output lines or the reading the single line.These lines are readily interfaced to two-state devices such as switches,thermostats,solid-state relays,va
15、lves,motor,etc.Parallel input/output.Parallel input and output schemes vary-somewhat in different microputer;in most a mechanism is provided to at least allow some fle*ibility of choosing which pins are outputs and which are inputs.This may apply to all or some of the ports.Some I/O lines are suitab
16、le for direct interfacing to,for e*ample,fluorescent displays,or can provide sufficient current to make interfacing other ponents straightforward.Some devices allow an I/O port to be configured as a system bus to allow off-chip memory and I/O e*pansion.This facility is potentially useful as a produc
17、t range develops,since successive enhancements may bee too big for on-chip memory and it is undesirable not to build on the e*isting software base.Serial input/output.Serial munication with terminal devices is mon means of providing a link using a small number of lines.This sort of munication can al
18、so be e*ploited for interfacing special function chips or linking several microputers together.Both the mon asynchronous synchronous munication schemes require protocols that provide framing(start and stop)information.This can be implemented as a hardware facility or U(S)ART(Universal(synchronous)as
19、ynchronous receiver/transmitter)relieving the processor(and the applications programmer)of this low-level,time-consuming,detail.t is merely necessary to selected a baud-rate and possibly other options(number of stop bits,parity,etc.)and load(or read from)the serial transmitter(or receiver)buffer.Ser
20、ialization of the data in the appropriate format is then handled by the hardware circuit.Timing/counter facilities.Many application of single-chip microputers require accurate evaluation of elapsed real time.This can be determined by careful assessment of the e*ecution time of each branch in a progr
21、am but this rapidly bees inefficient for all but simplest programs.The preferred approach is to use timer circuit that can independently count precise time increments and generate an interrupt after a preset time has elapsed.This type of timer is usually arranged to be reloadable with the required c
22、ount.The timer then decrements this value producing an interrupt or setting a flag when the counter reaches zero.Better timers then have the ability to automatically reload the initial count value.This relieves the programmer of the responsibility of reloading the counter and assessing elapsed time
23、before the timer restarted,which otherwise wound be necessary if continuous precisely timed interrupts were required(as in a clock,for e*ample).Sometimes associated with timer is an event counter.With this facility there is usually a special input pin,that can drive the counter directly.Timing ponen
24、ts.The clock circuitry of most microputers-requires only simple timing ponents.If ma*imum performance is required,a crystal must be used to ensure the ma*imum clock frequency is approached but not e*ceeded.Many clock circuits also work with a resistor and capacitor as low-cost timing ponents or can
25、be driven from an e*ternal source.This latter arrangement is useful is e*ternal synchronization of the microputer is required.WORDS AND TERMS culmination n.顶点 spilt adj.别离的 volatile n.易变的 mit v.保证 albeit conj.虽然 custom adj.定制的 variant adj.不同的 piggy-back adj.背负式的 socket n.插座 B:PLC1 PLCs(programmable
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- 电气工程 及其 自动化 专业 外文 文献 英文 翻译 plc 方面 24002

限制150内