Lesson 20 Flip-Flop电子技术专业英语教程vvz.pptx
《Lesson 20 Flip-Flop电子技术专业英语教程vvz.pptx》由会员分享,可在线阅读,更多相关《Lesson 20 Flip-Flop电子技术专业英语教程vvz.pptx(44页珍藏版)》请在淘文阁 - 分享文档赚钱的网站上搜索。
1、Unit7 Digital Logic Circuit5/11/20231电子技术专业英语教程Lesson 20 Flip-FlopBackgroundsText tour Language in useVocabulary Structure Reading/writing techniques5/11/20232电子技术专业英语教程Terminology multivibratorn.【计】多谐振荡器field effect transistor【计】场效应晶体管shift register移位寄存器Backgrounds5/11/20233电子技术专业英语教程Text tour Outl
2、ine Flip-flop Flip-flops inventionSimple flip-flopsClocked flip-flopsThe type of flip-flopsSetreset flip-flops(SR flip-flops)Trigger flip-flops(T flip-flops)JK flip-flopD flip-flop5/11/20234电子技术专业英语教程Flip-flopIn digital circuits,a flip-flop is a term referring to an electronic circuit(a bistable mul
3、tivibrator)that has two stable states and thereby is capable of serving as one bit of memory.Today,the term flip-flop has come to mostly denote non-transparent(clocked or edge-triggered)devices,while the simpler transparent ones are often referred to as latches;however,as this distinction is quite n
4、ew,the two words are sometimes used interchangeably.A flip-flop is usually controlled by one or two control signals and/or a gate or clock signal.The output often includes the complement as well as the normal output.As flip-flops are implemented electronically,they require power and ground connectio
5、ns.5/11/20235电子技术专业英语教程Flip-flops inventionThe first electronic flip-flop was invented in 1918 by William Eccles and F.W.Jordan.It was initially called the Eccles-Jordan trigger circuit and consisted of two active elements.The name flip-flop was later derived from the sound produced on a speaker con
6、nected to one of the back coupled amplifiers outputs during the trigger process within the circuit.This original electronic flip-flopa simple two-input bistable circuit without any dedicated clock signal was transparent,and thus a device that would be labeled as a latch in many circles today.5/11/20
7、236电子技术专业英语教程Simple flip-flopsSimple flip-flops can be built around a pair of cross-coupled inverting elements:vacuum tubes,bipolar transistors,field effect transistors,inverters,and inverting logic gates have all been used in practical circuits-perhaps augmented by some gating mechanism.The more ad
8、vanced clocked devices are specially designed for synchronous systems;such devices therefore ignore its inputs except at the transition of a dedicated clock signal.This causes the flip-flop to either change or retain its output signal based upon the values of the input signals at the transition.Some
9、 flip-flops change output on the rising edge of the clock,others on the falling edge.5/11/20237电子技术专业英语教程Clocked flip-flopsClocked flip-flops are typically implemented as master-slave devices where two basic flip-flops(plus some additional logic)collaborate to make it insensitive to spikes and noise
10、 between the short clock transitions;they nevertheless also often include asynchronous clear or set inputs which may be used to change the current output independent of the clock.5/11/20238电子技术专业英语教程The type of flip-flops Flip-flops can be further divided into types that have found common applicabil
11、ity in both asynchronous and clocked sequential systems:the SR(set-reset),D(data or delay),T(trigger),and JK types are the common ones;all of which may be synthesized from other types by a few logic gates.The behavior of a particular type can be described by what is termed the characteristic equatio
12、n,which derives the next(i.e.,after the next clock pulse)output,Qnext,in terms of the input signal(s)and/or the current output,Q.5/11/20239电子技术专业英语教程Setreset flip-flops(SR flip-flops)The fundamental latch is the simple SR flip-flop,where S and R stand for set and reset respectively.It can be constru
13、cted from a pair of cross-coupled NAND or NOR logic gates.The stored bit is present on the output marked Q.SR Flip-Flop operationCharacteristic tableExcitation tableSRActionQ(t)Q(t+1)SRAction00Keep state000 xNo change01Q=00110Set10Q=11001Reset11Unstable combination11x0No change5/11/202310电子技术专业英语教程S
14、etreset flip-flops(SR flip-flops)Normally,in storage mode,the S and R inputs are both low,and feedback maintains the Q and outputs in a constant state,with the complement of Q.If S is pulsed high while R is held low,then the Q output is forced high,and stays high even after S returns low;similarly,i
15、f R is pulsed high while S is held low,then the Q output is forced low,and stays low even after R returns low.Figure 20-1 shows the symbol for a SR latch.Figure 20-1 The symbol for a SR latch5/11/202311电子技术专业英语教程Trigger flip-flops(T flip-flops)If the T input is high,the T flip-flop changes state(tog
16、gles)whenever the clock input is strobed.If the T input is low,the flip-flop holds the previous value.This behavior is described by the characteristic equation:(or,without benefit of the XOR operator,the equivalent:)and can be described in a truth table:T Flip-Flop operationCharacteristic tableExcit
17、ation tableTQQnextCommentQQnextTComment000hold state000No change011hold state110No change101toggle011Complement110toggle101Complement5/11/202312电子技术专业英语教程Trigger flip-flops(T flip-flops)Figure 20-2 shows T-type flip-flop.When T is held high,the trigger flip-flop divides the clock frequency by two;th
18、at is,if clock frequency is 4 MHz,the output frequency obtained from the flip-flop will be 2 MHz.This divide by feature has application in various types of digital counters.A T flip-flop can also be built using a JK flip-flop(J&K pins are connected together and act as T)or D flip-flop(T input and Qp
19、revious is connected to the D input through an XOR gate).Figure 20-2 T-type flip-flop 5/11/202313电子技术专业英语教程JK flip-flopThe JK flip-flop augments the behavior of the SR flip-flop(J=Set,K=Reset)by interpreting the S=R=1 condition as a flip or toggle command.Specifically,the combination J=1,K=0 is a co
20、mmand to set the flip-flop;the combination J=0,K=1 is a command to reset the flip-flop;and the combination J=K=1 is a command to toggle the flip-flop,i.e.,change its output to the logical complement of its current value.Setting J=K=0 does NOT result in a D flip-flop,but rather,will hold the current
21、state.To synthesize a D flip-flop,simply set K equal to the complement of J.The JK flip-flop is therefore a universal flip-flop,because it can be configured to work as an SR flip-flop,a D flip-flop,or a T flip-flop.NOTE:The flip flop is positive edge triggered(Clock Pulse)as seen in Figure 20-3.Figu
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Lesson 20 Flip-Flop电子技术专业英语教程vvz Flip Flop 电子技术 专业 英语 教程 vvz
限制150内