(8.4.7)--Ch_07-Input Output计算机组成原理.ppt

《(8.4.7)--Ch_07-Input Output计算机组成原理.ppt》由会员分享，可在线阅读，更多相关《(8.4.7)--Ch_07-Input Output计算机组成原理.ppt（67页珍藏版）》请在淘文阁 - 分享文档赚钱的网站上搜索。

1、 计算机组成原理 -双语教学课件双语教学课件William Stallings Computer Organization and Architecture6th EditionChapter 7Input/OutputInput/Output ProblemsWide variety of peripheralsDelivering different amounts of dataAt different speedsIn different formatsAll slower than CPU and RAMNeed I/O modulesInput/Output ModuleInter

2、face to CPU and MemoryInterface to one or more peripheralsGeneric Model of I/O ModuleExternal DevicesHuman readableScreen,printer,keyboardMachine readableMonitoring and controlCommunicationModemNetwork Interface Card(NIC)External Device Block DiagramTypical I/O Data RatesI/O Module FunctionControl&T

3、imingCPU CommunicationDevice CommunicationData BufferingError DetectionI/O Steps e.g.Read from input moduleCPU checks I/O module device statusI/O module prepares status for CPU to fetchIf the status is ready,CPU requests data transferI/O module gets data from deviceCPU fetches data from I/O moduleVa

4、riations for output,I/O Module DiagramI/O Module DecisionsHide or reveal device properties to CPUSupport multiple or single deviceControl device functions or leave for CPUAlso O/S decisionse.g.Unix treats everything it can as a fileInput Output TechniquesProgrammedInterrupt drivenDirect Memory Acces

5、s(DMA)Programmed I/OCPU has direct control over I/OSensing statusRead/write commandsTransferring dataCPU waits for I/O module to complete operationWastes CPU timeProgrammed I/O-detailCPU requests I/O operationI/O module performs operationI/O module sets status bitsCPU checks status bits periodically

6、I/O module does not inform CPU directlyI/O module does not interrupt CPUCPU may wait or come back laterProgram I/O block of data PAGE 206 Issue read command to I/O moduleRead status of I/O moduleCheck status Read word from I/O moduleWrite word into memoryDone?Next instruction yesNo No readyreadyCPU-

7、I/OI/O-CPUError ConditionI/O-CPUCPU-MEMORYI/O CommandsCPU issues addressIdentifies module(&device if 1 per module)CPU issues commandControl-telling module what to doe.g.spin up diskTest-check statuse.g.power?Error?Read/WriteModule transfers data via buffer from/to deviceAddressing I/O DevicesUnder p

8、rogrammed I/O data transfer is very like memory access(CPU viewpoint)Each device given unique identifierCPU commands contain identifier(address)I/O MappingMemory mapped I/ODevices and memory share an address spaceI/O looks just like memory read/writeNo special commands for I/OLarge selection of memo

9、ry access commands availableIsolated I/OSeparate address spacesNeed I/O or memory select linesSpecial commands for I/OLimited set7.4 Interrupt Driven I/O PAGE 208Overcomes CPU waitingNo repeated CPU checking of deviceI/O module interrupts when readyTransfer of Control via Interrupts page61suspending

10、resumingbranchingprocessingInterrupt-driven I/O block of data PAGE 208 Issue read command to I/O moduleRead status of I/O moduleCheck status Read word from I/O moduleWrite word into memoryDone?Next instruction yesNo readyCPU-I/OI/O-CPUError ConditionI/O-CPUCPU-MEMORYDo something elseinterruptSimple

11、interrupt processing Hardware software ISRDevice controller or other system hardware issue an interruptProcessor finishes execution of current instruction Processor signals acknowledgment of interruptProcessor pushes PSW&PC onto control stackProcessor loads new PC value based on interrupt Save remai

12、nder of process state informationProcess interruptRestore process state information Restore old PSW&PCInterrupt Driven I/OBasic OperationCPU issues read commandI/O module gets data from peripheral whilst CPU does other workI/O module interrupts CPUCPU requests dataCPU fetches data from I/O module CP

13、U ViewpointIssue read commandDo other workCheck for interrupt at end of each instruction cycleIf interrupted:-Save context(registers)Process interruptFetch data&storeSee Operating Systems notesInterrupt processing(1)0.CPU does something else.1.The device issues an interrupt signal to CPU2.The CPU fi

14、nishes execution of the current instruction before responding to the interrupt3.The CPU tests for&makes sure of an interrupt,and sends an acknowledge signal to device(allows the device to remove its interrupt signal&to sends interrupt number to CPU)4.The CPU saves information of current program to s

15、tack for resuming it.The important information is PSW(running status of current program)&PC(the address of next instruction)Interrupt processing(2)5.The CPU loads PC with the entry location of ISR(Interrupt Service Routine)which responds to this interrupt.The CPU must determine the enter location(st

16、art address)of ISR by some method based on interrupt number.Above is completed by HARDWARE in the interrupt cycle.Following is completed by SOFTWARE(ISR)6.The CPU begins to execute the instructions of ISR.It saves the remainder(the context of some registers)of program-interrupted onto stack for resu

17、ming.(e.g.AC contains the sum of addition.)Interrupt processing(3)7.The CPU executes instructions of ISR to process interrupt:tests status of device,fetches data from the device,stores data to memory,.(or fetches data form memory,sends data to device).8.After service,the CPU prepares to resume the p

18、rogram-interrupted,CPU retrieves the remainder from stack&restores them to registers.9.The CPU executes the last instruction RETI(means return from interrupt),the processing is restoring PSW&PC from stack.Interrupt processing(4)10.The instruction cycle,the CPU fetches the instruction of program-inte

19、rrupted by PC&resumes the program-interrupted.Design IssuesHow do you identify the module issuing the interrupt?How do you deal with multiple interrupts?i.e.an interrupt handler being interruptedIdentifying Interrupting Module(1)Different line for each modulePCLimits number of devicesSoftware pollCP

20、U asks each module in turnSlowIdentifying Interrupting Module(2)Daisy Chain or Hardware pollInterrupt Acknowledge sent down a chainModule responsible places vector on busCPU uses vector to identify handler routineBus MasterModule must claim the bus before it can raise interrupte.g.PCI&SCSIMultiple I

21、nterruptsEach interrupt line has a priorityHigher priority lines can interrupt lower priority linesIf bus mastering only current master can interruptExample-PC Bus80 x86 has one interrupt line8086 based systems use one 8259A interrupt controller8259A has 8 interrupt linesSequence of Events8259A acce

22、pts interrupts8259A determines priority8259A signals 8086(raises INTR line)CPU Acknowledges8259A puts correct vector on data busCPU processes interruptISA Bus Interrupt SystemISA bus chains two 8259As togetherLink is via interrupt 2Gives 15 lines16 lines less one for linkIRQ 9 is used to re-route an

23、ything trying to use IRQ 2Backwards compatibilityIncorporated in chip set82C59A InterruptControllerIntel 82C55A Programmable Peripheral InterfaceUsing 82C55A To Control Keyboard/Display7.5 Direct Memory Access page216Interrupt driven and programmed I/O require active CPU interventionTransfer rate is

24、 limitedCPU is tied upDMA is the answerDMA FunctionAdditional Module(hardware)on busDMA controller takes over from CPU for I/ODMA Module DiagramDMA OperationCPU tells DMA controller:Read/WriteDevice addressStarting address of memory block for dataAmount of data to be transferredCPU carries on with o

25、ther workDMA controller deals with transferDMA controller sends interrupt when finishedDMA TransferCycle StealingDMA controller takes over bus for a cycleTransfer of one word of dataNot an interruptCPU does not switch contextCPU suspended just before it accesses busi.e.before an operand or data fetc

26、h or a data writeSlows down CPU but not as much as CPU doing transferAsideWhat effect does caching memory have on DMA?Hint:how much are the system buses available?DMA Configurations(1)Single Bus,Detached DMA controllerEach transfer uses bus twiceI/O to DMA then DMA to memoryCPU is suspended twiceDMA

27、 Configurations(2)Single Bus,Integrated DMA controllerController may support 1 deviceEach transfer uses bus onceDMA to memoryCPU is suspended onceDMA Configurations(3)Separate I/O BusBus supports all DMA enabled devicesEach transfer uses bus onceDMA to memoryCPU is suspended onceI/O ChannelsI/O devi

28、ces getting more sophisticatede.g.3D graphics cardsCPU instructs I/O controller to do transferI/O controller does entire transferImproves speedTakes load off CPUDedicated processor is fasterI/O Channel ArchitectureInterfacingConnecting devices togetherBit of wire?Dedicated processor/memory/buses?E.g

29、.FireWire,InfiniBandIEEE 1394 FireWireHigh performance serial busFastLow costEasy to implementAlso being used in digital cameras,VCRs and TVFireWire ConfigurationDaisy chainUp to 63 devices on single portReally 64 of which one is the interface itselfUp to 1022 buses can be connected with bridgesAuto

30、matic configurationNo bus terminatorsMay be tree structureSimple FireWire ConfigurationFireWire 3 Layer StackPhysicalTransmission medium,electrical and signaling characteristicsLinkTransmission of data in packetsTransactionRequest-response protocolFireWire Protocol StackFireWire-Physical LayerData r

31、ates from 25 to 400MbpsTwo forms of arbitrationBased on tree structureRoot acts as arbiterFirst come first servedNatural priority controls simultaneous requestsi.e.who is nearest to rootFair arbitrationUrgent arbitrationFireWire-Link LayerTwo transmission typesAsynchronousVariable amount of data and

32、 several bytes of transaction data transferred as a packetTo explicit addressAcknowledgement returnedIsochronousVariable amount of data in sequence of fixed size packets at regular intervalsSimplified addressingNo acknowledgementFireWire SubactionsInfiniBandI/O specification aimed at high end server

33、sMerger of Future I/O(Cisco,HP,Compaq,IBM)and Next Generation I/O(Intel)Version 1 released early 2001Architecture and spec.for data flow between processor and intelligent I/O devicesIntended to replace PCI in serversIncreased capacity,expandability,flexibilityInfiniBand ArchitectureRemote storage,ne

34、tworking and connection between serversAttach servers,remote storage,network devices to central fabric of switches and linksGreater server densityScalable data centreIndependent nodes added as requiredI/O distance from server up to 17m using copper300m multimode fibre optic10km single mode fibreUp t

35、o 30GbpsInfiniBand Switch FabricInfiniBand Operation16 logical channels(virtual lanes)per physical linkOne lane for management,rest for dataData in stream of packetsVirtual lane dedicated temporarily to end to end transferSwitch maps traffic from incoming to outgoing laneInfiniBand Protocol StackForeground ReadingCheck out Universal Serial Bus(USB)Compare with other communication standards e.g.Ethernet